

**Academic Program: PG**

**Academic Year 2020-21**

**Department of Electronics and Communication  
Engineering**

**M. Tech in Digital Electronics**

**III & IV Semester Syllabus**



**SHRI DHARMASTHALA MANJUNATHESHWARA COLLEGE OF  
ENGINEERING & TECHNOLOGY,**

**DHARWAD – 580 002**

(An Autonomous Institution Approved by AICTE & Affiliated to VTU, Belagavi)

Ph: 0836-2447465 Fax: 0836-2464638 Web: [www.sdmcet.ac.in](http://www.sdmcet.ac.in)

**SDM College of Engineering & Technology, Dharwad**

It is certified that the scheme and syllabus for III & IV semester M.Tech in Digital Electronics is recommended by the Board of Studies of Electronics and Communication Engineering Department and approved by the Academic Council, SDM College of Engineering & Technology, Dharwad. This scheme and syllabus will be in force from the academic year 2018-19 till further revision.

Principal

Chairman BOS & HOD

**SDM College of Engineering & Technology, Dharwad-02**  
**Department of Electronics & Communication Engineering**

---

**College Vision and Mission**

**Vision:**

To develop competent professionals with human values.

**Mission:**

1. To have contextually relevant Curricula.
2. To promote effective Teaching Learning Practices supported by Modern Educational Tools and Techniques.
3. To enhance Research Culture.
4. To involve Industrial Expertise for connecting classroom content to real life situations.
5. To inculcate Ethics and impart soft-skills leading to overall Personality Development.

**SDMCET- Quality Policy**

- In its quest to be a role model institution, committed to meet or exceed the utmost interest of all the stake holders.

**SDMCET- Core Values**

- Competency
- Commitment
- Equity
- Team work and
- Trust

### **Department Vision and Mission**

#### **Vision:**

Fostering excellence in the field of Electronics & Communication Engineering, showcasing innovation, research and performance with continuous Industry – Institute Interaction with the blend of Human values.

#### **Mission:**

**M1:** To provide quality education in the domain of Electronics & Communication Engineering through state of the art curriculum, **effective teaching learning** process and the best of laboratory facilities.

**M2:** To encourage **innovation, research** culture and **team work** among students.

**M3:** **Interact and work** closely with **industries** and **research organizations** to accomplish knowledge at par.

**M4:** To train the students for attaining **leadership with ethical values** in developing and applying technology for the **betterment of society** and sustaining the global environment.

#### **Programme Educational Objectives (PEOs):**

1. To equip the students with sound technical knowledge and capability of keeping in pace with changing technology.
2. To develop self confidence for independent working, leadership quality and spirit to work cohesively with group.
3. To inculcate research orientation in the aspect of system design.
4. To imbibe professional and social ethics and to bring awareness regarding societal responsibility, moral and safety related issues.

**Program Outcomes (POs):**

**PO1:** An ability to independently carry out research / investigation and development work to solve practical problems.

**PO2:** An ability to write and present a substantial technical report/document.

**PO3:** Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program.

**PO4:** Design economical, socially relevant and technically sound digital systems based on the principles of Digital Electronics.

**PO5:** Integrate hardware-software and apply programming practices to realize the solutions in electronics domain.

**PO6:** Acquire professional and intellectual integrity, ability to conceptualize, solve engineering problems with adherence to professional code of conduct and contribute to sustainable development of society at large.

## SDMCET: Syllabus

### Scheme for III Semester

Course Code	Course Title	Teaching		Examination				
		L-T-P (Hrs/Week)	Credits	CIE	Theory (SEE)		Practical (SEE)	
				Max. Marks	*Max. Marks	Duration in hours	Max. Marks	Duration In hours
18PDEC300	Advances in VLSI Design	4-0-0	4	50	100	3		
18PDEE35X	Elective VII	4-0-0	4	50	100	3		
18PDEE35X	Elective VIII / Internship***	3-0-0/ 2-4 weeks	3	50/50	100/-	3/-	-/50	-/3
18PDEL300	Project Phase-I**	0-0-15	9	50		.	50	3
<b>Total</b>		<b>8/11-0-15</b>	<b>20</b>	<b>200</b>	<b>300/ 200</b>		<b>50/ 100</b>	

#### Elective VII to VIII

18PDEE350	Advanced Computer Architecture
18PDEE351	Artificial Neural Networks
18PDEE352	Cryptographic Systems
18PDEE353	VLSI Digital Signal Processing
18PDEE354	IC Fabrication Technology
18PDEE355	Speech Processing
18PDEE356	Wireless Sensor Networks

**CIE:** Continuous Internal Evaluation

**SEE:** Semester End Examination

**L:** Lecture

**T:** Tutorial

**P:** Practical

\*SEE for theory courses is conducted for 100 marks and reduced to 50 marks.

\*\* **Project phase-I:** The students are expected to formulate the problem and carry out the intensive literature survey along with preliminary investigations supporting the project phase-II in IV semester.

\*\*\* **Internship:** should be from the reputed industries. Duration of internship is about 2-4 weeks during 2<sup>nd</sup> to 3<sup>rd</sup> semester break period. Students who undergo Internship are to be exempted for one elective course in III semester.

**Scheme for IV Semester**

Course Code	Course Title	Teaching		Examination				
		L-T-P (Hrs/Week)	Credits	CIE	Theory (SEE)		Practical (SEE)	
				Max. Marks	*Max. Marks	Duration in hours	Max. Marks	Duration In hours
18PDEL400	Project phase-II	0-0-20	22	100			100	3
<b>Total</b>		<b>0-0-20</b>	<b>22</b>	<b>100</b>			<b>100</b>	

**CIE:** Continuous Internal Evaluation

**SEE:** Semester End Examination

**L:** Lecture

**T:** Tutorial

**P:** Practical

\*\* Project phase-II: The students are expected to work on the project for the full semester in the institute/ in an industry / in reputed organization with recognized R&D center

**Total Credits offered for the Second year: 42**

**Course Learning Objectives(CLOs):**

The course focuses on the theory and design principles of VLSI devices and circuits. The course concentrates on the study and analysis of various combinational and sequential MOS logic circuits for VLSI applications.

**Course Outcomes(COs):**

Description of the Course Outcome: At the end of the course the student will be able to:		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Explain</b> the theory, construction and the characteristics of various FET structures			3
<b>CO-2</b>	<b>Elaborate</b> the processes involved in CMOS technology.		3,6	
<b>CO-3</b>	<b>Design</b> CMOS circuits using various techniques.	3,6		
<b>CO-4</b>	<b>Explore</b> various methods involved in the schematic and layout design of digital VLSI circuits.	3,5,6		
<b>CO-5</b>	<b>Design</b> CMOS circuits with respect to different technologies.		3,6	
<b>CO-6</b>	<b>Identify and describe</b> the challenges involved in digital CMOS VLSI design.		3,5,6	

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping Level</b>	-	-	2.2	-	2.5	2.4

**Pre-requisites:**

Analog Electronics, Network Analysis, Digital Circuits

**Course Contents:**

- 1. Review of MOS Circuits:** MOS and CMOS static plots, switches, **6 Hrs.**  
comparison between CMOS and BI - CMOS.
- 2. MESFETS:** MESFET and MODFET operations, quantitative description of **6 Hrs.**



MESFETS.

3. **MIS Structures and MOSFETS:** MIS systems in equilibrium, under bias, small signal operation of MESFETS and MOSFETS. **6 Hrs.**
4. **Beyond CMOS:** Evolutionary advances beyond CMOS, carbon Nanotubes, conventional vs. tactile computing, computing, molecular and biological computing Mole electronics-molecular Diode and diode- diode logic. Defect tolerant computing **6 Hrs.**
5. **Super Buffers, Bi-CMOS and Steering Logic:** Introduction, RC delay lines, super buffers- An NMOS super buffer, tri state super buffer and pad drivers, CMOS super buffers, Dynamic ratio less inverters, large capacitive loads, pass logic, designing of transistor logic, General functional blocks –NMOS and CMOS functional blocks. **8 Hrs.**
6. **Dynamic CMOS and Clocking:** Introduction, CMOS Technologies, Static CMOS Design, Dynamic CMOS Design, Domino CMOS structures, Charge sharing, Clocking . **6 Hrs.**
7. **Special Circuit Layouts and Technology Mapping:** Introduction, Talley circuits, NAND-NAND, NOR- NOR, and AOI Logic, NMOS, CMOS Multiplexers, Barrel shifter, Wire routing and module layout. **6 Hrs.**
8. **System Design:** CMOS design methods, structured design methods, Strategies encompassing hierarchy, regularity, modularity & locality, CMOS Chip design Options, programmable logic, Programmable inter connect, programmable structure, Gate arrays standard cell approach, Full custom design. **8 Hrs.**

#### **Activity beyond Syllabus:**

Mini Projects using Cadence Tool.

#### **Reference Books:**

1. Kevin F. Brennan, "Introduction to Semiconductor Device", Cambridge publications.
2. Eugene D. Fabricius, "Introduction to VLSI Design", McGraw-Hill International publications.
3. D. A. Pucknell, "Basic VLSI Design", PHI Publication.
4. Wayne Wolf, "Modern VLSI Design" Pearson Education, Second Edition , 2002

**18PDEE350                                  Advanced Computer Architecture                                  (3-0-0)3**  
**Contact Hours: 39**

**Course Learning Objectives(CLOs):**

The course deals with the understanding quantitative principles guiding the computer system design. It focuses on enhancing the performance by addressing parallelism at different levels such as Instruction, thread, task, job. Evaluates memory hierarchy, speculations, ISA, ALU architectures, choice of I/O is major motivation.

**Course Outcomes(COs):**

Description of the Course Outcome: At the end of the course the student will be able to:		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Understand</b> and <b>analyze</b> Performance, Quantitative Principles of computer design	1,2		
<b>CO-2</b>	<b>Identify</b> and <b>address</b> concepts and challenges of ILP	1, 2	3	4
<b>CO-3</b>	<b>Investigate</b> Hardware and Software for VLIW and EPIC		1,2,3	5
<b>CO-4</b>	<b>Design</b> and <b>evaluating</b> an I/O system	1,3		5
<b>CO-5</b>	<b>Comprehend</b> Critical Performance Issue and <b>deduce</b> Characteristics of Scientific Applications	2	4,6	
<b>CO-6</b>	<b>Analyze</b> and Choose/utilise Computer Arithmetic units.		3,4	

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping levels</b>	2.75	2.75	1.75	1.67	1	2

**Pre-requisites:**

Knowledge of Processor/Controllers, Languages-Compilers is appreciated.

**Course Contents:**

- 1. Introduction and Review of Fundamentals of Computer Design: 3 Hrs.**  
Introduction; Classes computers; Defining computer architecture; Trends

- in Technology; Trends in power in Integrated Circuits; Trends in cost; Dependability, Measuring, reporting and summarizing Performance; Quantitative Principles of computer design; Performance and Price-Performance; Fallacies and pitfalls; Case studies.
2. **Pipelining:** Instruction –Level Parallelism, Its Exploitation and Limits on ILP: Introduction to pipelining, ILP; Crosscutting issues, fallacies, and pitfalls with respect to pipelining; Basic concepts and challenges of ILP; Case study of Pentium 4, Fallacies and pitfalls. **8 Hrs.**
  3. **Limits in ILP:** Performance and efficiency in advanced multiple-issue processors. **3 Hrs.**
  4. **Memory Hierarchy Design, Storage Systems:** Review of basic concepts; Crosscutting issues in the design of memory hierarchies; Case study of AMD Opteron memory hierarchy; Fallacies and pitfalls in the design of memory hierarchies. Introduction to Storage Systems; Advanced topics in disk storage. Definition and examples of real faults and failures **5 Hrs.**
  5. **I/O performance,** reliability measures, and benchmarks; Queuing theory; Crosscutting issues; Designing and evaluating an I/O system – The Internet archive cluster; Case study of NetAA FAS6000 filer; Fallacies and pitfalls **5 Hrs.**
  6. **Hardware and Software for VLIW and EPIC Introduction:** Exploiting Instruction-Level Parallelism Statically, Detecting and Enhancing Loop-Level Parallelism, Scheduling and Structuring Code for Parallelism, Hardware Support for Exposing Parallelism: Predicated Instructions, Hardware Support for Compiler Speculation, The Intel IA-64 Architecture and Itanium Processor, Concluding Remarks. **5 Hrs.**
  7. **Large-Scale Multiprocessors and Scientific Applications** **5 Hrs.** Introduction, Inter-processor Communication: The Critical Performance Issue, Characteristics of Scientific Applications, Synchronization: Scaling Up, Performance of Scientific Applications on Shared-Memory Multiprocessors, Performance Measurement of Parallel Processors with Scientific Applications, Implementing Cache Coherence, The Custom Cluster Approach: Blue Gene/L, Concluding Remarks.
  8. **Computer Arithmetic:** Introduction, Basic Techniques of Integer Arithmetic, Floating Point, Floating-Point Multiplication, Floating-Point Addition, Division and Remainder, More on Floating-Point Arithmetic, Speeding Up Integer Addition, Speeding Up Integer Multiplication and **5 Hrs.**

**Reference Books:**

1. Hennessey and Patterson, "Computer Architecture A Quantitative Approach", 4th Edition, Elsevier, 2007.
2. Kai Hwang, "Advanced Computer Architecture - Parallelism, Scalability, Programmability", 2nd Edition

**18PDEE351                      Artificial Neural Networks                      (3-0-0)3**

**Contact Hours: 39**

**Course Learning Objectives (CLOs)**

The course focuses on both the classical and the new techniques of neural networks in supervised, unsupervised and reinforcement learning schemes. Particularly, a single perceptron and neurons, feed-forward neural networks, Kohonen's maps, associative memories, Hopfield's and many other recurrent networks will be considered.

**Course Outcomes (COs):**

Description of the Course Outcome: At the end of the course the student will be able to:		Mapping to Pos (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Understand</b> the role of neural networks in engineering, artificial intelligence and <b>Learn</b> basic neural network architecture.	6		
<b>CO-2</b>	<b>Understand</b> the differences between networks for supervised and unsupervised learning.		2	
<b>CO-3</b>	<b>Design</b> single and multi-layer feed-forward neural networks.	3		
<b>CO-4</b>	<b>Develop</b> and train radial-basis function networks.		4	
<b>CO-5</b>	<b>Design</b> support vector machines.		4	
<b>CO-6</b>	<b>Analyze</b> principal component analysis and <b>Apply</b> Self Organizing		2	

Maps to image coding.		
-----------------------	--	--

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping Level</b>	-	2	3	2	-	3

**Pre-requisites:**

Linear Algebra, Probability

**Course Contents:**

- 1. Introduction:** Neural Network, The human brain, Models of a neuron, **03 Hrs.**  
 Neural networks viewed as directed graphs, Feedback, Network architectures, Knowledge representation, Learning processes, Learning tasks.
- 2. Rosenblatt's Perceptron:** Perceptron, The perceptron convergence theorem, Relation between the perceptron and Bayes classifier for a Gaussian environment, Computer experiment: pattern classification, The batch perceptron algorithm. **03 Hrs.**
- 3. The Least-Mean-Square Algorithm:** Filtering structure of the LMS algorithm, Unconstrained optimization: a review, The wiener filter, The Least-Mean-Square algorithm, Markov model portraying the deviation of the LMS algorithm from the Wiener filter, The Langevin equation: characterization of Brownian motion, Kushner's direct-averaging method, Statistical LMS learning theory for small learning-rate parameter, Computer experiment I: Linear prediction, Computer experiment II: Pattern classification, Virtues and limitations of the LMS algorithm, Learning-rate annealing schedules. **05 Hrs.**
- 4. Multilayer Perceptrons:** Preliminaries, Batch learning and on-line learning, The back-propagation algorithm, XOR problem, Heuristics for making the back-propagation algorithm perform better, Computer experiment: Pattern classification, Back propagation and differentiation, The Hessian and its role in on-line learning, Optimal annealing and adaptive control of the learning rate, Generalization, Approximations of functions, Cross-validation, Complexity regularization and network pruning, Virtues and Limitations of Back-propagation learning, Supervised learning viewed as an optimization problem, Convolutional networks, Nonlinear filtering, Small-scale versus large-scale learning **08 Hrs.**

problems.

5. **Kernel Methods and Radial-Basis Function Networks:** Cover's theorem on the separability of patterns, The interpolation problem, Radial-basis-function networks, K-means clustering, Recursive least-squares estimation of the weight vector, Hybrid learning procedure for RBF networks, Computer experiment: pattern classification, Interpretations of the Gaussian hidden units, Kernel regression and its relation to RBF networks. **05 Hrs.**
6. **Support Vector Machines:** Optimal hyperplane for linearly separable patterns, Optimal hyperplane for nonseparable patterns, The support vector machine viewed as a Kernel machine, Design of support vector machines, XOR problem, Computer experiment: pattern classification, Regression: robustness considerations, Optimal solution of the linear regression problem, The representer theorem and related issues. **05 Hrs.**
7. **Principal-Components Analysis:** Principles of self-organization, Self-organized feature analysis, Principal-Components Analysis: perturbation theory, Hebbian-based maximum Eigenfilter, Hebbian-based Principal-Components Analysis, Case study: Image coding, Kernel Principal-Components Analysis, Basic issues involved in the coding of natural images, Kernel Hebbian algorithm. **05 Hrs.**
8. **Self-Organizing Maps:** Two basic feature-mapping models, Self-organizing map, Properties of the feature map, Computer experiment I: Disentangling lattice dynamics using SOM, Contextual maps, Hierarchical vector quantization, Kernel self-organizing map, Computer experiment II: Disentangling lattice dynamics using Kernel SOM, Relationship between Kernel SOM and Kullback-Leibler divergence. **05 Hrs.**

#### **Reference Books:**

1. Simon Haykin, "Neural Networks and Learning Machines" (3rd Edition), Pearson Education, 2009.
2. R. P. Lippmann, "An Introduction to Computing with Neural Nets", IEEE ASSP Magazine, PP: 4-22, 1987.
3. Robert J. Schalkoff, "Artificial Neural Networks", McGraw-Hill, 1997.
4. Laurene Fausett, "Fundamentals of Neural Networks-Architectures, Algorithms and Applications", Pearson Education, 2004.

5. B. Yegnanarayana, "Artificial Neural Networks", Prentice Hall, 2006.
6. S. N. Sivanandam, S. Sumathi, S. N. Deepa "Introduction to Neural Networks using MATLAB 6.0", McGraw-Hill, 2007.

**18PDEE352**

**Cryptographic Systems**

**(3-0-0)3**

**Contact Hours: 39**

**Course Learning Objectives(CLOs):**

Cryptographic Systems is an elective theory course at III semester PG level. Knowledge of Finite Fields and communication networks are required as a prerequisite. The course focuses on security principles, architecture, services and encryption / decryption techniques.

**Course Outcomes(COs):**

Description of the Course Outcome: At the end of the course the student will be able to:		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Analyze</b> and <b>Apply</b> different symmetric cryptographic techniques to encrypt and decrypt data.		3	
<b>CO-2</b>	<b>Describe</b> basic mathematical concepts and pseudorandom number generators required for cryptography	3,4		
<b>CO-3</b>	<b>Apply</b> and <b>estimate</b> different asymmetric cryptographic algorithms.	4	6	
<b>CO-4</b>	<b>Explain</b> authentication functions, Hash functions and MAC to authenticate and protect the encrypted data.		2	
<b>CO-5</b>	<b>Analyze</b> key exchange algorithms.		3	2
<b>CO-6</b>	<b>Discuss</b> algorithms for digital signature schemes.		3	

## SDMCET: Syllabus

POs	PO1	PO2	PO3	PO4	PO5	PO6
Mapping Level	-	1.5	2.25	3	-	2

### Pre-requisites:

Communication networks and finite fields.

### Course Contents:

- 1 Symmetric Block Ciphers:** Terminology, Steganography, 8 Hrs  
substitution ciphers and transpositions ciphers, Simple XOR, One-Time Pads, Computer Algorithms (Text 2: Chapter 1: Section 1.1 to 1.6), Traditional Block Cipher structure, Data encryption standard (DES), Double DES, 3DES, The AES Cipher. (Text 1: Chapter 2: Section 2.1, 2.2, 2.3, 2.4, Chapter 4)
- 2 Number Theory:** Introduction to modular arithmetic, Prime Numbers, 4 Hrs  
Fermat's and Euler's theorem, primality testing, Chinese Remainder theorem, discrete logarithms. (Text 1: Chapter 7: Section 1, 2, 3, 4, 5)
- 3 Principles of Public-Key Cryptosystems:** The RSA algorithm, Diffie 7 Hrs  
- Hellman Key Exchange, Elgamal cryptographic system, Elliptic Curve Arithmetic, Elliptic Curve Cryptography (Text 1: Chapter 8, Chapter 9)
- 4 Pseudo-Random-Sequence Generators and Stream Ciphers:** 7 Hrs  
Linear Congruential Generators, Linear Feedback Shift Registers, Design and analysis of stream ciphers, Stream ciphers using LFSRs, A5, Hughes XPD/KPD, NANOTEQ, RAMBUTAN, Additive generators, GIFFORD, Algorithm M, PKZIP (Text 2: Chapter 16)
- 5 One-Way Hash Functions:** Background, SNEFRU, N-Hash, MD4, 7 Hrs.  
MD5, Secure Hash Algorithm [SHA], One way hash functions using symmetric block algorithms, Using public key algorithms, Choosing a one-way hash functions, Message Authentication Codes. (Text 2: Chapter 18: Section 18.1 to 18.5, 18.7, 18.11 to 18.14)
- 6 Digital Signatures:** Digital signatures, Elgamal Digital Signature 6 Hrs.  
Scheme, Digital signature Algorithm, RSA digital signatures, Elliptic Curve DSA. (Text 1: Chapter 12: Section 12.1, 12.2, 12.4, 12.5)

### Activity beyond Syllabus:

Simulation of cryptographic algorithms.



**Reference Books:**

1. William Stallings, “Cryptography and Network Security Principles and Practice”, Pearson Education Inc., 6<sup>th</sup> Edition, 2014, ISBN: 978-93-325-1877-3.
2. Bruce Schneier, “Applied Cryptography Protocols, Algorithms, and Source code in C”, Wiley Publications, 2<sup>nd</sup> Edition, ISBN: 9971-51-348-X.
3. Behrouz A. Forouzan, “Cryptography and Network Security”, 2<sup>nd</sup> Edition, TMH, 2007.
4. Atul Kahate, “Cryptography and Network Security”, 3<sup>rd</sup> Edition, TMH, 2013.

**18PDEE353**

**VLSI Digital Signal Processing**

**(3-0-0)3**

**Contact Hours: 39**

**Course Learning Objectives(CLOs):**

The subject focuses on DSP Architecture, parallel processing issues in analyzing DSP Computation systems. The next part covers further the Systolic Architecture Design and pipe lined and parallel recursive and Adaptive filters.

**Course Outcomes (COs):**

Description of the Course Outcome: At the end of the course the student will be able to:		Mapping to Pos (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Identify</b> the typical signal processing tasks	3		
<b>CO-2</b>	<b>Gain knowledge</b> possibility of reducing the computational complexity	3	6	
<b>CO-3</b>	<b>Acquire knowledge</b> various architectures	2		
<b>CO-4</b>	<b>Acquire knowledge</b> about optimization in view of power, area and speed	2, 4		
<b>CO-5</b>	<b>Acquire knowledge</b> about algorithms available for the purpose	1, 4, 6		

## SDMCET: Syllabus

	of optimization			
<b>CO-6</b>	<b>Compare</b> the techniques / architectures	6		

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping Level</b>	3	3	3	3	-	2.5

### Pre-requisites:

Knowledge of Digital Signal Processing, Analog and digital electronics, CMOS VLSI design.

### Course Contents:

- 1 Introduction to DSP Systems:** Introduction to DSP Systems, Iteration bound, Data Flow graphs (DFGs) representation, Loop Bound, Iteration rate, Critical loop, Critical path, Area-Speed-Power trade-offs, Algorithms for computing iteration bound, Pipelining of FIR Digital Filters, Parallel Processing, Pipelining and Parallel Processing for low power. **8 Hrs**
- 2 Algorithmic Transformations:** Retiming Definitions and properties, Retiming Techniques, Clock period minimization, Unfolding, An algorithm for unfolding, Critical path, Applications of unfolding, Sample period reduction, Folding, Folding order, Folding Factor, register minimization techniques, register minimization in folded architecture, Forward Backward Register Allocation technique, folding of multi-rate systems, Folding Bi-quad filters, Retiming for folding. **8 Hrs**
- 3 Systolic Architecture Design and Fast Convolution:** Introduction, system array design methodology, FIR systolic arrays, , Systolic Design for space representations containing delays Systolic architecture design methodology, Design examples of systolic architectures, selection of scheduling vector, matrix-matrix multiplication and 2-D systolic array design, Hardware Utilization efficiency, Cook-Toom Algorithm, Winograd Algorithm, Iterated Convolution, Cyclic Convolution, Design of fast convolution algorithm by inspection. **8 Hrs**
- 4 Algorithm Strength Reduction in filter:** Introduction, Parallel FIR filters, Polyphase decomposition, Discrete Cosine Transform and **8 Hrs**

Inverse Discrete Cosine Transform, parallel architectures for Rank Order filters.

**5 Pipelined and Parallel Recursive and Adaptive Filters: 7 Hrs**

Introduction, pipelining in 1st order IIR digital filters, pipelining in higher order IIR digital filters, parallel processing for IIR filters, combined pipelining and parallel processing for IIR filters, low power IIR Filter Design using pipelining and parallel processing, pipelined adaptive digital filters.

**References Books:**

1. Parhi, K.K., "VLSI Digital Signal Processing Systems: Design and Implementation", John Wiley 2007.
2. Oppenheim, A.V. and Schaffer, R.W., "Discrete-Time Signal Processing", Prentice Hall, 2009, 2<sup>nd</sup> edition.
3. Mitra, S.K., Digital Signal Processing. A Computer Based Approach, McGraw Hill, 2007, 3<sup>rd</sup> edition.
4. Wanhammar, L., DSP Integrated Circuits, Academic Press, 1999, 2005, ISBN: 978-0131543188

<b>18PDEE354</b>	<b>IC Fabrication Technology</b>	<b>(3-0-0)3</b>
		<b>Contact Hours: 39</b>

**Course Learning Objectives(CLOs):**

The course focuses on understanding of crystal growth, wafer preparation, different VLSI techniques like epitaxy, lithography, ion implementation and their comparison of performances.

**Course Outcomes(COs):**

Description of the Course Outcome: At the end of the course the student will be able to:		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	Discuss about crystal growth and wafer preparation.	1,2		
<b>CO-2</b>	Explain epitaxy and lithography techniques.		1,2,4,5	
<b>CO-3</b>	Discuss reactive Plasma Etching		1,2,4	

## SDMCET: Syllabus

<b>CO-4</b>	<b>Compare</b> dielectric and Polysilicon Film Deposition methods.		1,2,4,5	
<b>CO-5</b>	<b>Analyze</b> ion implantation methods.	1,2,3		
<b>CO-6</b>	<b>Discuss</b> and <b>Analyze</b> VLSI Process Integration.	1,2,3		

<b>POs</b>	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping level</b>	2.5	2.5	3	3	2	--

**Pre-requisites:** Solid state devices, Analog and Digital VLSI.

### Contents:

- 1. Crystal Growth and Wafer Preparation:** Introduction, Electronic-Grade Silicon, Czochralski Crystal Growing, Silicon Shaping, Process Considerations **5 Hrs**
- 2. Epitaxy:** Introduction, Vapour-Phase Epitaxy, Molecular Beam Epitaxy, Silicon on Insulators, Epitaxial Evaluation. **5 Hrs**
- 3. Lithography:** Introduction, Optical Lithography, Electron Lithography, X-ray Lithography, Ion Lithography. **5 Hrs**
- 4. Reactive Plasma Etching:** Introduction, Plasma Properties, Feature-Size Control and Anisotropic Etch Mechanisms, Other Properties of Etch Processes, Reactive Plasma-Etching Techniques and Equipment, Specific Etch Processes. **6 Hrs**
- 5. Dielectric and Polysilicon Film Deposition:** Introduction, Deposition Processes, Polysilicon, Silicon Dioxide, Silicon Nitride, Plasma-Assisted Depositions, Other Materials. **6 Hrs**
- 6. Ion Implantation:** Introduction, Range Theory, Implantation Equipment, Annealing, Shallow Junctions, High-Energy Implantation. Metallization: Introduction, Metallization Applications, Metallization Choices, Physical Vapor Deposition, Patterning, Metallization Problems, Role of Metallization. **6 Hrs**
- 7. VLSI Process Integration:** Introduction, Fundamental Considerations for IC Processing, NMOS IC technology, CMOS IC Technology, MOS Memory IC Technology, Bipolar IC Technology, IC Fabrication. Packaging of VLSI Devices: Introduction, Package Types, Packaging Design Considerations. **6 Hrs**

### Reference Books:

1. S. M. Sze, "VLSI Technology", McGraw-Hill, Second Edition.
2. S.K. Gandhi, "VLSI Fabrication Principles", John Wiley Inc., New York, 1994,

**18PDEE355**

**Speech Processing**

**(3-0-0)3**

**Contact Hours: 39**

**Course Learning Objectives (CLOs):**

Speech Processing course focuses on classification of speech sounds, mathematical models for speech production mechanism, various speech processing techniques in time and frequency domains. It also deals with various speech processing applications.

**Course Outcomes(COs):**

Description of the Course Outcome: At the end of the course the student will be able to		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Understand</b> the characteristics of speech signal and <b>classify</b> speech sounds		3	
<b>CO-2</b>	<b>Develop</b> mathematical models for speech production mechanism	3, 6		
<b>CO-3</b>	<b>Analyze</b> speech signal in time and frequency domain	2		
<b>CO-4</b>	<b>Analyze</b> various feature extraction methods of speech signal	2		3
<b>CO-5</b>	<b>Differentiate</b> between various techniques of feature extraction and make a <b>comparative</b> study	4	3	
<b>CO-6</b>	<b>Discuss</b> applications of speech signal processing		2	

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping levels</b>	-	2.6	2	3	-	3

**Pre-requisites:**

Digital Signal Processing

**Course Contents:**

1. **Production and Classification of Speech Sounds:** Introduction, **5 Hrs.**  
mechanism of speech production, Acoustic phonetics: vowels, diphthongs, semivowels, nasals, fricatives, stop and affricates, Digital Models for Speech Sounds.
2. **Time-domain Methods for Speech Processing:** Time dependent processing of speech, short-time energy and average magnitude, short-time average zero crossing rate. Speech vs. silence detection, pitch period estimation using parallel processing approach, short-time autocorrelation function, Pitch period estimation using autocorrelation. **5 Hrs.**
3. **Frequency Domain Methods for Speech Processing:** Introduction, definitions and properties, Fourier transforms interpretation and linear filter interpretation, sampling rates in time and frequency, Filter Bank Summation and Overlap Add methods for short-time synthesis of speech, Spectrographic displays, Pitch detection. **6 Hrs.**
4. **Linear Predictive Coding of Speech:** Basic principles of linear predictive analysis, computation of the gain of the model, Solution of LPC equations, Prediction error signal, Frequency domain interpretation of Linear Predictive Analysis, Relationship between various speech parameters, Synthesis of speech from linear predictive parameters, Applications of LPC parameters. **6 Hrs.**
5. **Homomorphic Speech Processing:** Introduction, homomorphic systems for convolution, the complex cepstrum of speech, Pitch detection, Formant estimation, homomorphic vocoder. **5 Hrs.**
6. **Speech Synthesis:** Principle, Synthesis Based on Waveform Coding, Synthesis Based on Analysis-synthesis Method, Synthesis Based on Speech Production Mechanism, Synthesis by Rule, Text-to-speech Conversion. **6 Hrs.**
7. **Speech Recognition:** Principles of Speech Recognition, Speech Period Detection, Spectral Distance Measures, Structure of Word Recognition System, Dynamic time Warping, Hidden Markov Model. **6 Hrs.**

**Activity beyond Syllabus:**

MATLAB simulation of theoretical concepts.

**Reference Books:**

1. L. R. Rabiner and R. W. Schafer, "Digital Processing of Speech Signals", Pearson Education (Asia), 2004.
2. Sadaoki Furui, "Digital Speech Processing, Synthesis and Recognition", Marcel Dekker, INC
3. Lawrence Rabinar and B. Juang, "Fundamentals of Speech Recognition", Pearson Education, 2003.
4. T. F. Quatieri, "Discrete Time Speech Signal Processing", Pearson Education Asia, 2004.

**18PDEE356                      Wireless Sensor Networks                      (3-0-0)3**

**Contact Hours: 39**

**Course Learning Objectives(CLOs):**

The course focuses on architecture of Wireless sensor nodes, Operating systems used in WSN, Medium Access Control Protocols, Networks Protocols, Power Management, Time Synchronization, Localization and security issues in WSN.

**Course Outcomes (COs):**

Description of the Outcome: At the end of the course the student will be able to		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Identify</b> various parts of WSN and <b>explain</b> their construction and operation	3		
<b>CO-2</b>	<b>Select</b> and <b>apply</b> suitable medium access control technique for a given application of WSN.	3	1	
<b>CO-3</b>	<b>Select</b> and <b>apply</b> suitable data dissemination and routing protocol for a given application of WSN.	4	5	1
<b>CO-4</b>	<b>Apply</b> various techniques and <b>solve</b> the problems related to power efficiency and synchronization in WSN.		4	1

## SDMCET: Syllabus

<b>CO-5</b>	Apply the techniques and determine solutions various issues related to localization and security issues in WSN		5	6
-------------	--	--	---	---

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping Level</b>	1.33	-	3	2.4	2	1

**Pre-requisites:** Sensors and Actuators, Wireless Communication, Microcontrollers, Communication Network protocols.

### Contents:

- 1. Wireless Sensor Network Basics:** Motivation, Definitions and Background, Challenges and Constraints, Areas of Applications, Node Architecture, Sensing Subsystem, Processor Subsystem, Communication Interfaces, Operating Systems, Functional and Non functional aspects of OS. **7 Hrs**
- 2. Medium Access Control:** Medium Access Control, Overview, Wireless MAC Protocols, Characteristics of MAC Protocols in Sensor Networks, Contention-Free MAC protocols, Contention based MAC protocols, Hybrid MAC protocols. **8 Hrs**
- 3. Network Layer:** Overview, Routing Metrics, Flooding and Gossiping, Data-centric Routing, Proactive Routing, On-Demand Routing, Hierarchical Routing, Location based Routing, QoS based routing protocols. **8 Hrs**
- 4. Power Management and Time Synchronization:** Local Power Management Aspects, Dynamic Power Management, Conceptual Architecture, Clocks and synchronization problem, Time synchronization in WSN, Basics of Time synchronization, Time synchronization protocols. **8 Hrs**
- 5. Localization and Security:** Overview, Ranging Techniques, Range based Localization, Range-Free Localization, Event Driven Localization, Fundamentals of Network Security, Challenges of Security in WSN, Security Attacks in Sensor Networks, Protocols and Mechanisms for Security. **8 Hrs**

### Reference Books:

- 1) Walteneus Dargie, Christian Poellabauer, "Fundamentals of Wireless Sensor Networks", Wiley Publications, 2014.
- 2) Kazem Sohraby, Daniel Minoli, Taieb Znati "Wireless Sensor Networks", Wiley Publications, 2015.



- 3) Jun Zeng, Abbas Jamalipour "Wireless Sensor Networks", Wiley Publications, 2014.
- 4) S. Swapnakumar, " A Guide to Wireless Sensor Networks", Laxmi Publications , 2013.

**18PDEL300**

**Project Phase - I**

**(0-0-15) 9**

**Contact Hours:120**

**Course Learning Objectives(CLOs):**

The course focuses to encourage innovation, enhance research culture and promote team work. It also promotes for attaining leadership qualities with ethical values in developing and applying technology for the betterment of society.

**Course Outcomes(COs):**

Description of the Course Outcome: At the end of the course the student will be able to		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Identify</b> innovative/research based problem through literature survey and <b>analyze</b> from engineering view point.	1	6	
<b>CO-2</b>	<b>Explore</b> possible technical solutions for the problem identified		4,6	
<b>CO-3</b>	<b>Master</b> the required field by attending workshops / online courses	3		
<b>CO-4</b>	<b>Demonstrate</b> the work progress	5		
<b>CO-5</b>	<b>Prepare</b> the report in a specific format	2		
<b>CO-6</b>	<b>Present</b> the work in a systematic way.	2	6	

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping levels</b>	3	3	3	2	3	2

**IV Semester**

**18PDEL400**

**Project Phase - II**

**(0-0-20)22**

**Contact Hours: 200**

**Course Learning Objectives(CLOs):**

The course focuses to encourage innovation, enhance research culture and promote team work. It also promotes for attaining leadership qualities with ethical values in developing and applying technology for the betterment of society.

**Course Outcomes(COs):**

Description of the Course Outcome: At the end of the course the student will be able to		Mapping to POs (1-6)		
		Level 3 Substantial	Level 2 Moderate	Level 1 Slight
<b>CO-1</b>	<b>Design and Implement</b> the solution	1,4,5		
<b>CO-2</b>	<b>Discuss</b> the outcome of the work and <b>justify</b> the approach and results	3		
<b>CO-3</b>	<b>Integrate</b> the work carried out by <b>producing</b> a technical paper <b>publication</b>	2	6	
<b>CO-4</b>	<b>Prepare</b> the report in a specific format.	2	6	
<b>CO-5</b>	<b>Present</b> the work in a systematic way	2	6	
<b>CO-6</b>	<b>Imbibe</b> professional ethics and moral/societal responsibilities.		6	

POs	PO1	PO2	PO3	PO4	PO5	PO6
<b>Mapping levels</b>	3	3	3	3	3	2